This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

MFAST - [Delaut EAST Workspace (Flat Panel LANDSCAPE) wsp 1

Title View Edi Look Window Help

× F Highlight of his terms L **L**... L **l..**. L نا نا L L L. L T Pust <u>.</u>... L L L L L L نا I... L L L L L L L u L Ď ĺΣ l2 lΣ ıΣ ĺΣ ıΣ D. Þ ĺž. Σ b Lindquist, Paul et al al L Chadda, Saket et al. a ę Talieh, Homayoun et Sun, Lizhong et al. Sun, Lizhong et al. Hongo, Akihisa et Talieh, Homayoun Uzoh, Cyprian et Talieh, Homayoun Hey, H. Peter W. Wang, Hui Wang, Hui Current XRef 257/E21.303; 257/E21.216 204/228.7; 204/198; 204/224M; 204/230.2 204/224M; 204/224N; 204/224M; 204/224R; 204/224M; 204/224R; 204/224M 204/217; 204/212; 204/217; 204/279; 204/212; 204/242; 204/237 204/239; 118/423 118/429 Current OR 205/662 Device providing electrical 204/224R 204/224R 204/224M 204/224M Advanced electrolytic polish 204/224M 205/206 205/645 205/97 205/222 Substrate plating apparatus 204/198 B Saf Ktorn Pad designs and structures Deleuk npeseine . OR electrochemical mechanical Methods and apparatus for assisted metal wafer Methods and apparatus for contact to the surface of employing pad designs and for a versatile materials Method and apparatus for 118 and 112 Segmenting of processing system into wet and dry Method and apparatus for Method and apparatus for plating and polishing a electropolishing metal SÁ BRS term Method and apparatus photoelectrochemical end-point detection **.** electrochemical Apparatus for (AEP) 107 18 50:2 29 11 72 :0 Issue Date us 6464855 BI 20021015 us 6447668 B1 20020910 US 6497800 B1 20021224 US 6413403 B1 20020702 US 6413388 B1 20020702 US 6402925 B2 20020611 us 6395152 B1 20020528 us 6328872 B1 20011211 20011009 r US 6294059 B1 20010925 US 6551488 B1 20030422 20011120 (103204) wafer or wafers (686) (204/224M).CCLS. US 6299741 BI Document ID US 6319370 B1 (35) 12 and 13 (128) (204/217).CCLS. (69) (205/686).CCLS. (67) (205/663).CCLS. (52) (205/662).CCLS. (627) (204/212).CCLS - 5 L1: (93) (204/199).CCLS (14) 116 and 112 J. L.19: (41) 118 and 112 (4) 112 and 110 (8) 114 and 112 (4) 13 and 110 -2 L3: (9274) wafer
-13 L3: (92674) wafer
-13 L3: (35) 12 and 13
-14 L8: (128) (204/217)
-15 L9: (3) 13 and 18
-15 L10: (67) (205/663)
-17 L11: (4) 13 and 110 グHt C Decalls 聞 HTML L C Ľ <u>ت</u> ت Ľ L - G Pailed
- B Saved
- T Payorites
- D T Pagged (0)
- O UDC
- O Queue L <u>ا</u> ت Ļ L <u>ا</u> د د <u>ا</u> ت: ت - G Pending <u>ت</u> ت 4 4 113: - 4 1.14: - 1.15: -**3** L16: . **%** L.17: -- S 1.12: -C Drafts - 🕏 1.2: 二 Ľ Ш ш C

MUR

USPAT H USPAT USPAT USPAT USPAT USPAT Kind Codes jo jo C C 数[EAST Browser - LS: [35] 2 and 3 LUS 6464855 B1 LTag; S LDrn;: 6/25 (SORTED) | Framed: KWID D D I) 臣臣 ۵ L تانا 4 29 17 Θ Document ID 9 暑 US 6551484 BZ us 6478937 B2 us 6500316 B1 US 6478936 B1 US 6464855 B1 US 6454916 B1 us 6544391 File Edit View Look Window

US-PAT-NO:

大田道の

US 6464855 B1 DOCUMENT-IDENTIFIER:

TITLE:

Ŧ

Į f

予

apparatus for electrochemical planarization of a workpiece Method and

KMIC

***** 41 0

Brief Summary Text - BSTX (2):

planatizing workpieces, such as semiconductor wafers. More particularly, it relates to an apparatus and method for electrochemical planatization of a mafer. having a metallized surface.

Brief Summary Text - BSTX (4):

deposition processes. In addition, metallization, which generally refers to the materials, methods and processes of wiring trgether or interconnecting the the component parts of an integrated circuit located on the surface of a wafar, i critical to the operation of a semiconductor device. Typically, the "witing" of an integrated circuit involves etching trenches, or "vias", in a planar circuits begins with the creation of rs. During the Males fabrication process, high-quality semiconductor wafers. During the wafer fabrication process, wafers may undergo multiple masking, etching, and dielectric and conductor dielectric (insulator) layer and filling the trenches with a metal. integrated production of २०४८८**८५५**४०<u>०० वाच</u>

Brief Summary Text - BSTX (5):

above and outside the trenches and vias. After filling, planarization is with the use of gold and the high contact resistance with silicon experienced with copper. Other metallization materials have included Ni, Ta, Ti, W, Ag, Cu/Al, TaN, Coufe, NiF and CoP. Over time, the semiconductor industry has slowly been moving to the use of copper for metallization due to the alloying and electromigration problems that are seen with aluminum. When copper is used deposited to line the trenches and vias to prevent the migration of copper into the dielectric layer. Barrier metals may be W, Ti, TiN, Te, TeN, various alloys, and other refractory nitrides, which may be deposited by CVD, PPD, or electroless or electrolytic plating. To achieve good fill of the trenches and vies, extra metal is deposited in the process, such metal covering areas of the fabrication was aluminum due to the leakage and adhesion problems experienced surface. MATES above and outside the trenches and V185. After T1111ng, pagnatize typically conducted to remove the extra metal down to the dielectric sur Planarization leaves the trenches and vias filled and results in a flat, used in semiconductor as the filling, typically a barrier layer of another material is first the past, the primary metallization material polished surface

Brief Summary Text - BSTX (6):

69 #

Because of the high precision required in the production of integrated circuits, an extremely flat surface is generally needed on at least one side of the semiconductor water to ensure proper occured and periognopee of the

•

United States Patent Chadda et ai. (13)

Oct. 15, 2002 US 6,464,855 B1 (45) Date of Patent: Patent No.: 9

METHOD AND APPARATUS FOR ELECTROCHEMICAL PLANARIZATION OF A WORKPIECE

(34)

iaventors: Saket Chadda, Phoenix, AZ (US); Chris Barns, Portiand, OR (US)

9 8

SpeedFam-IPEC Carporation, Phoenix, AZ (US)

Assignee:

Notice

0

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 50 days.

C2SF 3/16; C2SF 7/00; C2SD 17/00

Oct. 4, 2000

Filed

8 (51)

Et Ci. ..s.

(52) (88)

Appl. No.: 09/679,473

20\$/62; 205/643; 205/686; 20\$/224 M; 20\$/212; 20\$/217 205/662, 663, 205/686; 20\$/224 M, 217

XX117X

Bernhardt et al. Datz et zi. Ichinose et al.

5,1976

C1693 16/1996

3,359,289 A '5,236,565 A (5,567,300 A 5,863,412 A 5,963,537 A 5,963,537 A

U.S. PATENT DOCUMENTS

References Cited

3


Field of Search

204224 R

Hisamersi et al. Ting et al. Uzada Ting ei al. Vielis et el.

1,11999 1,2000 1,2000 1,2000 1,2000 1,2001

6,017,437 A 5,056,569 A 5,077,412 A 6,171,467 B1



Edit View Looks Window Beld

数EAST Browser - L.19: (41) 18 and 12 | US 6413403 | Tag S | Doc 5/41 (50RTED) | "Full" 17/20 (Total images 20)

USPAT USPAT USPAT USPAT USPAT Kind Codes C CC r ir Ш Lu Σ 12 12 12. 12. D L ü u . L L Document ID 7 Pages 107 20 23 ា us 6551488 B1 H us 6447668 B1 BI **B**2 US 6464855 B1 US 6413403 B1 us 6497800 us 6413388 us 6402925

US 6413403 B1 DOCUMENT-IDENTIFIER: US-PAT-NO

O & 3

4

TITLE:

Nothod and apparatus employing pad designs structures with improved fluid distribution Method and

7 **4** () മ

Description Text - DETX (3): Detailed

package, semiconductor device or chip, or any other device or workpiece of interest. For purposes of this description, the terms "substrate" and referred to herein enter interchangeably. Further the man be used interchangeably. Further the man of the entermal and the referred to herein. "workpiece" can be used interchangeably. Further, the specific parameters referred to hersin, such as materials, dimensions, thicknesses, and the like, are intended to be explanatory rather than limiting.

១៤៤២៣

Current US Cross Reference Classification - CCXR (1);

208/224x

4110002240000000

4949

US 6,413,403 BJ

uniformity. Thus, in this arrangement, the volume of electrolyte E1 at any given time discharged into the anode chamber 482 is such that bubbles to escape and prevents their accumulation over the anone 460. It also allows for it as extently, close of anoth studge materials in the case of soluble anode materials the CuR, where thick anode sludge may affect mean deposit

E1-22-54,

where E2 is the allowed controlled leakage volume to help purge bubbles and morch fines, and the bettone E4 is the portion filtered through filter 454 and migrated to the subserve surface via the pad support member channels and

par channels.
Préferably, the amount of solution E2 allowed to était ranges between about 0. to 20%, but greferably between about 1. to 10% of the total electrolyte flow E1. Also, it is preferred that the volume E4 of the electrolyte disobatigued. the ranges between about 10 to 40%, but preferably between about 15 to 30% of the volume flow. Thus, the orifices in the shaft 450 discharging El into the abode into the anode chamber to minimize concentration polarizachamber 452 may be chosen accordingly.

housing 460. A clearance gay 93 septrates the smode housing 460 from portions of the yast apport chamber adjacent to it. This clearance gay 93 is configured to allow for the corrected electrolyte leak F2 in this region as described eather. of the anode bousing 460 to supplement the clearance gap to manage the controlled leak. One or more large ports may also be secured to this region to control the leak solution Besides the clearance gap, tiny holes (not shown), typically less then 0.5 mm in dismeter, may be drilled sround the top In FIG. 4b, the anode 406 resides or is secured in anode

The electrolyte E3 emanating from the substrate and the countedled leakage solution E2 may drain through a drain opening 462 at the bottom of the snode chambet 405. These solutions are hypotally drained to a reservent for process fibrating, and then recycled back to the deposition chambet. Also in FIG. 4b, as described earlier, the pad support member 420 may rotate. In this configuration, the anode support member curses excellent agitation of the electrifyte in the anode elements 430 fine paté aupport in the number 420 fine paté aupport member 420 fin av range from about 3 to 400 from, bri preferably between about 5 to 300 from, It is again to be the electrolyte obsanels in the support member 420 of FIG. 46, and (b) corresponding electrolyte channels in the pad material 430 in FIG. 46. Once again, additional channels acusing 460 remains stationary. Electrolyre solution injected into the ancide chamber 405 from a stationary or retating pad urderstood that the support member electrolyte channel, distribution channel and pad electrolyte channel combinations scoording to the invention are to take the place of (a) providing for predominantly electric field communication

about 50 milmin to about 12 Umin, but preferably between about 60 milmin to 5 Umin depending on the size of the substruct 10. The larger for substruct size, the nigher the flow rate. As the fluids emerte through and wetten the pref rotate to bely the expulsion of flow of the electrolyte from the lower chamber 404 to the upper chamber 407 via the channels in the pack support member 422 and the channels in could be included in the pact. Referring again to FIG. 4s, an example involving copper solution is circulated from a reservoir through the lower chamber 404 from electrolyte inlet 408. The anode 406 may Electrolyte flow may range between deposition will be described. A suitable copper the pad material 430.

rotate, glide or hydro-438, the substrate 10 is lowered to rotati

he energized after a brief moment of weiting the substrate. The current density to the eathode may range between about 1 to 50 $m\Delta/cm^2$, but preferably between about 5 to 45 mA/cm The anode and eatherse may

For example, the substrate may be planed at a current density of about 10 to 2 markon, for 20 to 10% of the deposition time at a pressure of about 0 to 0.5 pai, and at a sighter pressure for the 30 to 80% balance of the deposition time. The pressure of the abstraction may have for the abstraction may increase from 0 to 5 pai mortifored above to 0.5 to 3 pai. The electrolyte flow may also be veried within the intervals. Also thring the occur dering the deposition process. The speed of the lateral motion may ranges between about 0.5 to 25 anappeomd.

The lateral motion is programmed such that the substrate, milten contact with the stationary pad or resting pad. The substrate and the anode may relate between about 2 to 250 spie, but preferably between about 5 to 200 tym. Also, kieral movement of the substrate relative to the pad may deposition, the carrier bead may make continuous or inter-

or during any stage of its motion. In addition, the toration of the substrate may be varied in such a manner that, for instance, the substrate is rotated at only about 50 to 85% of normal when the substate is at one end of a smaller anotherbad than when the centers of the substant and anothe colonisite. while rotating, comes to rest momentarily at various points, ä

Also, the pressure on the substrate is varied depending on the later position of the substrate relative to the part. Thus, for a given pard design, the combination of various lateral deposited material. The deposited material may be either uniform or thinner at the edge or center of the substrate. Using the above process and an appropriate electrolyte, a burden serous the substant is nearly independent of the width of the features on the substante. This conteasts with deposited material structures from conventional metal depomolicities, substrate rotation, substrate pressure and electro-lyte flow rate fixty be used to control the uniformity of the copper or any other metal is dejosited over structures of the type shown in FIG. In. A resulting superplanar deposition structure is shown in FIG. 2c, in which the material oversuperplanar metal deposit may be readily obtained when ¥; Ŷ

strien systems as shown in FIG. 1c.
The apparatus of FIGS, 4a and 4b can also be used for exching Using a shaped pad in which only a small quadran of rectingular sets is accessible to the electroly and the electric field, the substrate may be electro-polished or electro-polished. The difficulty with electro-enthic as a stronger part is that because electric entrers flows from the substrate's edge towards its electrical contacts. Hence, by making the pad holes or channel openings arranged closer to the contacts smaller in diameter and fewer in number than those towards the center of the pad, the true of metal removal by wet etch, electrocenter, the material removal rate is higher closer to the elobing or polish may be rendered uniform from the center to the edge of the substrate, or may be dynamically con-4 Ç *

The apparatus allows for the deposition/rational of meserial on a substrate or workpiace surface while the surface is in static or dynamic contact with another surface. The other surface mend not be the acode. The workpiece surface may or electrolytes between an anode and a workpiece, as well as It is essential illow magnetic, electric or electromagnetic fields to comhowever, that the material of the other surface transmit 12853175 Ş 23

CATISAS polition des chrossive

Ų

EAST Browser - 1,19 (41) 18 and 12 111S 6413403 B1 (Tag. S | Dric. 5/41 (SOBTED) | Format

Edit View Look Window Liebs

KWIC

USPAT USPAT USPAT USPAT Kind םכככ Ju Ш Σ ĺΣ لاا لاا $[\Sigma]$ 2 Ľ ت בונים Œ یا L L L L Ŀ Ш L Ŀ 107 29 ជ 7 20 . B2 us 6497800 B1 Ħ B. 딞 US 6413403 B1 US 6551488 US 6464855 US 6447668 US 6402925 us 6413388

E US 6413403 6413403 DOCUMENT-IDENTIFIER: US-PAT-NO:

O & 5

Nethod and apparatus employing pad designs and structures with improved fluid distribution

4 (1) <u>ح</u>

TITLE:

7

Description Text - DETX (3): Detailed

on eny circuit, substrate, such as a wafer. flat panel, magnetic film head, integrated circulackage, semiconductor device or chip, or any other device or workpiece of incerest. For purposes of this description, the terms "substrate" and "workpiece" can be used interchageably. Further, the specific parameters referred to herein, such as mercerials, dimensions, thicknesses, and the like, are intended to be explanatory rather than limiting. present invention can be used to deposit and/or remove materials ste, such as a Malan. flat panel, magnetic film head, integrated The

Current U3 Cross Reference Classification - CCXR (1)

2087224W

२००८८८५**१**००<u>४१४८</u>०

US 6,413,403 BJ

-10 ×

ne Mechanical Deposition", the specification of which necessorized by reference barein as non-essential matter.

In FIG. 34, as anode component, generally indicated at 22, includes a bostom portion 322a, which may be a soluble inest anode material, attached to an anode holder or Electrically isolating the anode bolder 322b from the stiff pad support member 320 is an insulating spacet 322c. housing 3226 by known methods. A stiff upper pad support nember 320 is attached or secured to the anode holder 322h.

× ë; ٤, and support member 320, Small channels 334 are formed in the pad support member 320 for fluid solutions to committee between the otherwise to the substrate 10. A used to manipulate the electrolyte fluid flow and electric field distribution over the substrate 10 to control the nature of the material deposited on the substrate, in particular the electrically isolated from one another. An electrolyte or solution obserber \$12e is therefore formed between anode polishing pad mazarisł 330 is atached sbove ibe pad support member 330. The polishing pad material 330 may contain two or more distinct types of chancels. Channels 330a are for mostly an electric field to communicate between the anode bottom portion 322s, via the electrolyte chamber 322s and the substrete 10. The combination of charmets (sometimes referred to as boles) is The pad support member 320 is secured to the anode helder 322b with screws in a memoer such that they are both bettom portion 322c and the pad support member 329. The 3ap 322/ separates the anode bottom portion 322d from the srovided for the fluids to communicate between the chamber 522e and the substrate 10, and channels 330b are provided uniformity of the deposit on the substrate.

support. material 332. The eater anode bottom portion-pad support member-pad assembly 322 is foused in another chamber 334, in which electrolytes emenating from interface 3346 330 accumulate. This accumulated electrolyte solution may be pumped into a reservoir system for reclaimstion and The pad material 330 is secured to the pad support member 320 with the sid of a fastener, such as an adhesive between the substrate 10 and a surface of the pad material euse, or may just simply be discarder

nousing 322b, while another electrical contact of opposite polarity is made to the substrate 10. Thus, electrical contact need not be made to the gad support member 320. It is further noted that electrical contact with the anode bottom portion 322a may occur directly or via the anode

anoùs such as graphite, piatinized metals, such as PvII, and the fixt. In some iners anode applications, for simplification, the timer wall of the anode housing 3220 may some as the By way of exemple, the anode housing 322b may be electrolyte fluids used in the reaction. However, it is most preferred that the anode bousing 322b be made of ulanium, stainless steel, graphite, and the like. The anode bousing may also be coated with a very thin layer of platinum or palladium. The anode materizi itseif may be an inert 1970 of PTFE, and or other materials that are essectially iner to the ned of polymeric material such as PVDP,

is the anode figuring 322b. Coperding and commonly assigned U.S. application Ser. No. 09/568,584, Eilbed ANODE ASSEMBLY FOR PLATING AND PLANARIZ. In other applications, a soluble anote 322a may be issued ENG A CONDUCTIVE LAYER, fited May 11, 2030, dis-closes the use of a soluble or consumable anoth. The soluble anode 322a may be formed by materials such as Cu, phosphorized Cu. Ni, gold, Pt, Ag, Cd, Rh and/or various other alloy electrode materials depending upon the material

•

to be placed. The insulating sealing spacer 332c may be made of a polymente material or a combination of polyment/metallic and/or polymente/enamic materials. It is only essential that the electrolyte or fluids used in the reaction do not degrade the spacer \$22c, and/or that the spacer 322c does not activerely affect the designed qualities of the metal deposited on the substants 10. Additionally, the metale of securing the pad support member 320 vie the insulating spacer 322c metale of lectricially short the acroed 322c to the continue of the continue of the substantial state.

The pad support nember 339 is prefetably fabricated from a stiff natural with a very specific needities, such as carbon, lightness and the fairs. Similars steel may list be used. The pad support mainter maintain may not used; it as adverse, manner with the deposition fluids so as to affect the material deposited on the substrate. The thickness of the pad support member 320 is such that the munder behaves as it it has no infinite stiffness relative to itself (weight) and with respect to the applied polishing bad, Additionally, the pad support member 320 may be coated with a very thin lever of pisticam or paliadúm, e.g. spout up to 500 Å, to enhance the adieston of the pad material 330 and also to enhance the electric field dispersion. 13

channels or holes 330n in the pair material 330 to a gurface of the substrate of The find seles the achterns suffice as indicated at 3340 and softmes to the bottom of the cutter channels recusing 334, where it is drained via drean opening channel for fluid entry (not shown) such that the electrolyte fluid can fill the chamber 322s formed by the gap 322f. The electrolytes then pass through the small channels or iroles 324, 3245 in the gad support member 320 and through the The anode bousing 322b of FIG. 3a has at least one

Referring back to the channels or holes formed in the pad material 330, more than one type of channel-bade with respect to the pad support member 320 or the ander 322 may be provided. For example, a first family of channels 330s (or boles, eavities, etc.) can be designed and positioned for fluid and electric field trusts. Then the electricity channels 324 channels 324 formed in the pad support member 320 as aboven in Flo. 3a. Another family of holes or channels 330 is promed in the pad support member 320 (e.g., with the ais of the electricity or channels 330s is positioned, with the safe of the electricity or channels 330s is positioned, with the safe of the electricity or channels 330s is positioned, with the electricity of the pad support member 320 (e.g., with the ais of the electricity fluid and all the electricity fluid predomitions.) naiely communicates from the anode chamber 322e to the substrate 10 through these chamets. Other chamets may also be designed into the pad material 330 to enhance fluid stearing, mass transfer, and the like, at the substrate surface. **:**; ् ž

FIG. 30 stowing a configuration of channels in the part material 330. Figure, the broden arrows indicate channels 3304 besided for mostly electric field communication, while he solid arrows indicate channels 330c designed for portions of the pad material predominantly allow the electric field to communicate as opposed to the electrolyte fluid. FIG. 3b is as enlarged view of the anode component of mostly fluid communication. Thus, as shown by the solid! broken arrows, portions of the channels in the pad material. cate from the anode chamber 332e to the substrate. Other S

Combination of these families of channels 330g, 330b and placement of adhesive sinces 332 are used to control eice-trelyte and electric field distribution on the substrate 10, and thus control the neture of the material deposited. More particularly, the uniformity of the deposited material out the centrolled during plating or plating-polishing operations

]| EAST Blowers - LE: [35] 2 and 3 [115 6454816 | Tag. S | Done 7735 | SDRTED] | Fruit 178 [Total insupes 8] | E.e. Edi View | Look - Mindow | Belo

-		× :: : : :	*****			×151		
₹ no ş	USPAT	USPAT		20			USPAT	N
12	14	USPAT	USPAT	USPAT	USPAT	USPAT	14	
10	15	٠.	USPAT	, ≪	. <	4	USPA	S
10	126	: 밝	: #	, #	. #	-	3	ŵ
	15	: 5	ະສ	, ä	. ട്	×	ă	Ũ
	ļ	٠	۰					ं
	1	:	:	•				Ŷ
-	1	;	;	1				ŝ
Kind Codes	1	:	:	,				ŵ
19	1	:	:	r			ŀ	Ų.
17	1	:	:	,				٥
1.	1	:	:	,				Û
I۳	1	:	;	1				ं
-	1	:	:					ŵ
12	1	:	:	ŀ				¢
1	1	:	:	*			ŀ	Ŵ
×	1	:	:	*				Ŵ
	1	:	:	i			ı	ं
	1	:	:	÷				Ċ
		· · · · ·	š	è		****		ं
1000	ı	:	:	,				Ü
A	IL.	:Ľ	: C	·C	٠Ľ	180	IL.	ું
HOX.	ı —	. –	: -	, —	ت		_	ं
J		· · · · ·	٠	ž				Ċ.
188	コ コ 出 日 日 日 日 日 日 18 16 181 18 1 日 日 18 1 日 日 18 1 日 日 1 日 日 1 日 1	:	:.	i			Ľ L	्
O.	1 :	. 1	L	: 1:	u	ш	1	€,
388	ı	-	:	,	. ~~	-	-	ं
				ç	,			ð,
888	١				ĺΣ	ĽΣ		ŗ,
g w	l D	· D	12	· 12	· D	153	IL.	ĕ,
1				,				Ν,
1000	·~ ·	· ·	÷	,		 Ľ		٠.
1000			i				13.	ð,
	IL.	:	:ட	.∟	: ا	1 3	ıω	23,
		:	;	,				٠,
2000		:	:	١.			l	۸,
	a :	1	1			1111	li .	۸,
	-		-	-			١	۸,
		: •	:		•			Ν.
81	a :	: 4	1		100	100	١.	*
	1	٠	·	· 🖵	٠.		J	٠.
7777	١	:	:		•	19.6		٧.
	la :		: 1		` 1 -	1.5		
***	۱	۱	٠	ا	ـــا ٠		١	٧.
	ì	:	2		100			20.
833	a :		1			11-0	١,	٧.
	1	۱	٠	' نــا	٠		J	*
****		:	:	٠.			i i	v,
	la -		1		٠	Ш		×
100	1	٠	٠	· L.	٠		L	W١
	ı	:	:				1	ŵ
l a	ı	;	L					×
0	ı	:	:				1	_
5	ı	:	:					3
1 4	·**	:	59	·~	٠,			į.
1 🗪	l H	· m	. 2		- 7	8	64	
-						-		
	l '	:	:	,				8
10		:	:	•				
	l	:	:	•				
ı 🛱	Η.	: н	:01	∙ ਦ	-ਜ਼	! !	Н	
	æ.	Ε.	<u>n</u>	Œ	Ω .	m	В	:::
14	١.:		:_	٠		l !	i_	:
18	17	, w		40	. വ	l.a.	5	3
12	12.	Ξ.		6	. 🖭 .	12	7.	ø
15	12	2		,	. ≝ .	12.	133	į.
1 7	1.3	: =	۳.	۳,	٠v	lő.	ĕ	×
1 X I	150	<u>ن</u>	-		ă.	lai '	.	:8
lă l	vo.	: 6	: 0	, To	· 0	افا	3	8
	-	: -	: -			T 1	T :	: 8
188	on :	. 63	: 07	, ec	.α	8	3	:8
	2 US 6544391 B1	us 6500316 BI	US 6478937 B2	s us 6478936 B1	US 6464855 B1	US 6454916 B1	18 6439C49 BN	8
38.23	2000	(20)	33333	32533	23333	200.00	99393	
	3300	1888	1886	888E	[8888]	300	888	8
		1888	1888	LXXXX		100	1	2
12.00	122.23	122.5	22.00	122.00	44.0	rana	244	:::

US-PAT-NO: 6454916

DOCUMENT-IDENTIFIER: US 6454916 B1

J f

Selective electroplating with direct contact chemical polishing

•

Abstract Text - ABTX (1):

***** 4 0 0

A deposition tool and a method for depositing a material within the recesses in a substrate of semiconductor water, employs a rotatable diffuser that diffuses the placing material onto the top surface of a substrate. The diffuser is placed into contact with the semiconductor water, and rotated while the placing material is applied through apertures in the diffuser. The plating material is applied through apertures in the diffuser. The plating but is prevented from forming to a significant degree on the top surface of the semiconductor water and the contact and rotation of the diffuser. Since the plating material is not deposited on the top surface of the semiconductor degree, chamical mechanical polishing (CMP) planatization is significantly reduced or completely eliminated.

Brief Summary Text - BSTX (15):

୨୭୯ ଅପ ଧ୍ୟ ଏହର୍*ୟ କୁ ବର*୍ଷ ପ୍ରତ୍ୟ କ୍ଷାକ୍ତ

After the copper has been deposited, either by electroless deposition or by electroplating, a relatively thick layer of copper is typically formed over the recesses, including trenches and via heles, are typically filled with the coductive material, (e.g., copper), the excess material needs to be removed from the top surface of the substrate prior to further processing of the MARSES. A commonly used method of removing the excess material and plansizing the copper is known as chemical-mechanical polishing (CMP) plansizing the copper is known as chemical-mechanical polishing (CMP) plansizing the copper is known as chemical-mechanical polishing (CMP) plansizing the conventional CMP processing, a reactive agent in a slurry reacts with the sufface of the layer to be polished, and the absosive particles mechanically remove the reacted surface layer. The intersction of the polishing pad a polishing. Typically, a MARSES, is had by a carrier head with the top surface of the MARSES, pressed face down against the outer surface of a polishing pad. A common two-layer polishing pad, with the upper layer composed of SUBA-4, is a wallable from Rodell, Inc.). Located in Newark, Del. (IC-1000 and SUBA-4 are product names of Rodell, Inc.).

Brief Summary Text - BSTX (19):

This and other needs are met by embodiments of the present invention which provide a method of depositing a material by electrochemical plating within recesses in a substrate of a semiconductor. In the method, a diffuser is the positioned above a top surface of a substrate of a semiconductor weight to the diffuser contact, surface is in contact with the substrate top surface. The diffuser has apertures through which flust meterial to be deposited within the recesses in the substrate. The diffuser is supplied with the meterial to be deposited. The diffuser is rotated with respect to the cop surface of the substrate of the substrate. The diffuser is supplied with the meterial to be deposited. The diffuser is not surface of the substrate of the semiconductor waits, while the diffuser is in contact with the semiconductor waits.

(12) United States Patent Wang et al.

t (46) Patent No.: US 6,454,916 B1 (45) Date of Patent: Sep. 24, 2002

23 13 13

(54) SELECTIVE ELECTROPLATING WITH DIRECT CONTACT CHEMICAL POLISHING

(75) inventors: Fel Wang, San Jose, CA (US); Steven C. Avanzina. Cupertino, CA (US); Darrell M. Erb. Los Altos, CA (US)

205/137 205/137 205/123 205/123 204/279

> Broadbent Ritzdorf et al. .. Simpson et al.

22200 22200 22200 82200 17200 17200 17200

Uzet et ei.

Assignee: Advanced Micro Devices, Inc., Sunnyvale, CA (US)

6

Primary Examiner—Donald R. Valentine Assistan Examiner—Erica Senith-Hicks

cited by examiner

Notice: Subject to any disclaimet, the term of this parent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

 $\widehat{\cdot}$

Appl. No.: 89/477,810

A deposition teel and a method for depositing a material within the recesses in a substrate of semiconductor water employs a routable diffuses the plating material

ABSTRACT

63

oute the top surface of a substrate. The diffuser is placed into contact with the semiconductor wafer and rotated while the

(22) Fled: Jan. 5, 2000

(51) Int. CL. 23D 17/00 (52) U.S. CL. 204/2124 R; 204/212 (53) Field of Search 437/225; 204/224 R.

References Cited

(55)


1


١

I

Constitution to the submission of plating material is applied through spectures in the diffuser. The plating material fills recesses patterned into the state of the semiconductor wafer but is prevented from forming to a significant degree on the top surface of the semiconductor wafer due to the contact, and metabo of the diffuser. Since the plating material is not deposited on the op surface of the semiconductor wafer the order of the semiconductor wafer the plating material is not deposited on the operation.

is significantly reduced or completely climinated.
8 Claims, 3 Drawing Sheew





数|FAST Browsen - L5: (35) 2 and 3 LUS 6:228872 LT ag S | Doc: 12/35 (SORTED) | 'Full' 1/18 (Total invages 18) File Edit View Looks Mindow

n	977	888	10.0	W.Y			•	ĺ
8	4	¥	A	AT	¥	H	¥.	90%
Trios	USPAT	USPAT	USPAT	USPAT	USPAT	USBAT	USPAT	200
		<u>ا</u> ت.	; !	ಸಿಕ್ಟ್. १	; 	=	Ξ.	Š
a		:	:	1	:			3
de		:	:	į				8
ŏ		:	:					8
Kind Codes		:			:			3
¥			:	:				20
		: : 						*
	t"i	· ·		án	im	111	ş	3
8			ļ.,	<u></u>	. .		_	Š
o	L	L	L	a.	C		L	Š
***				,	į <u>.</u> .			*
S	ΙΣ	IΣ	ıΣ	ıΣ	ĽΣ	[5]	Ľ	
388			ļ -	ļ				Š
₽	ш	ш	ш	Ü	C	Ë	b	*
	1:		1	i ili		111	,	×
	1	٠	-	,		ш.	•	Š
	L	L .	L	L	سا	ш	L	Š
o	L	L	L	<u>'</u> ட	Ŀ	111	L	8
								300
▓	L.:	۱	L-	ļ		L	L.	ै
7	L	L	L	نا	L	Ш	L.	Š
q								Š
5								
ã	Φ	64	2	[2]	27	8	5	
٥	:		:					
Q.	ਜ਼ :	ન :	: ਜੁ	٠.,	-	9	-	
S	ED:	Д	_		Д .	m C		
ě	91	24	64	5	6	17.	Ġ	
5	54	36	97	3	34	28	22	i
â	69	5	69	63	8 6334937 B1 27 C C C C C F F C	6	\mathbb{S}	
	u3	8 US 6436249 BI	85	Sn.	n3	ຄຄ	US 6322674 B1	×
						****	3000	
			6	10	7		m	÷

US-PAT-NO:

us 6328872 BL DOCUMENT-IDENTIFIER:

Ŷ

apparatus for plating and polishing a emiconductor substrate Nethod and

Brief Summary Text - BSTX (4):

\$90

devices invalves plating a metal layer on a semiconductor mains surface using a plating apparatus. Typically, the mains are an about the surface has been previously etched and contains many holes and/or trenches. One goal of wains plating is to uniformly fill the holes and tenners with a conductive material. However, it is very it is well known that the existence of the voids results in poor performance and defective devices. After such plating step, a polishing step is typically performed using a polishing apparatus to achieve a generally planar surface on process step in the manufacturing we fer the

Brief Summary Text - BSTX (5):

Plating the **3.20% surface with the conductive material over a seed metal layer has important and broad application in the semiconductor industry. Traditionally, aluminum and other metals are plated as one of many metal layers because, compared to aluminum, copper reduces electrical resistance and allows semiconductor chips to run faster with less heat generation, resulting in a significant gain in chip capacity and efficiency. Furthermore, copper is known that make up a semiconductor chip. However, in recent times, there is great interest in copper deposition for interconnects on semiconductor chips, be a better conductor than aluminum. ដូ

२००८८८५**१।**००६४<u>४</u>०।∷ः ⊟⊡⊟⊟®

FOREIGN PATENT DOCUMENTS

91972 (DE). 31984 (DE). 31988 (EP). 121998 (EP).

2008664 4324330 0903774 AZ 0960592 AZ WO95,00295

(List continued on next page.)

Regis et al. Seeguss et al... Wens.

5/1975 5/1970 J

3,436,259 3,436,259 3,539,069 4,153,523 4,355,320 4,610,772

Detailed Description Text - DETX (2):

with reference to PIGS. 1-12. As noted above, conventional processing uses different equipment, at different times, to obtain conductive material within The preferred embodiments of the present invention will now be described or at other desired locations on the surface of a that contains many different semiconductor chips. semiconductor water that contains many different semiconductor chips Accordingly, the equipment cost meded to manufacture a high quality semiconductor integreted circuit device can be exceptant. trenches, or holes and

Detailed Description Text - DETX (3):

The present invention contemplates different embodiments, which allow for the same apparatus, to be used to plate/deposit a conductive material onto the surface and into the contact, via holes, and tranches, as well as to polish the masses. While the present invention can be used with any conductive material, it is especially suited for use with copper as the conductor, and for þ use in the fabrication of U.S.I integrated circuits having submicron features with large aspect ratios. Purthermore, although a semiconductor wager will

on United States Patent Talleh et al.

US 6,328,872 B1 Dec. 11, 2001 (45) Date of Patent: (10) Patent No.:

× 6 %

OTHER PUBLICATIONS

METHOD AND APPARATUS FOR PLATING AND POLISHING A SEMICONDUCTOR SUBSTRATE

₹

Homayoun Talleh, San Icse; Cyprian Emeka Uzoh, Mipitas, beth of CA

iaventors:

9

M. Rubinstein, "Tampongalyanisisten in der Praxis, Teil 1." Geivanotechnik, vol. 79, No. 10, 1988, pp. 3263-3270, (No Guman, "Pattern Geometry Effects in the Chemical-Mo-chanical Polishing of Inlaid Copper Studentes", Oct. 1994. J.M. Steigerwald, R. Zimoli, S.P. Murarka, D. Price and R.J.

Alan C. West, Chin-Chang Cheng and Brett C. Baker, "Pulse Reverse Copper Electrodeposition in High Aspect Ratio Treoches and Viss", Sep. 1998, p. 3070-3073. Robert C. Contolini, Anthony F. Bernhard: and Steven Mayer, "Electrochemical Plananzation for Muhilevel Metp. 2842-2848.

Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Nutool, Inc., Milpitas, CA (US)

Assignee:

Ê $\widehat{\boldsymbol{\varepsilon}}$

Natice:

allization", Sep. 1994. p. 2505-2510. C. Madore, M. Mathex and D. Landelt, "Biocking liniti-tors in Cathelic Leveling", I. Theoretical Analysis, Dec. 1956, p. 3927-3942.

Primay Examinar—Donald R. Valentine (74) Anorrey, Agon, or Firm—Pillsbury Windows LLP

ABSTRACT

6

204/212; 204/217; 204/224 R; 204/224 M; 204/224 Z

US. C.

(32)

204:280, 271, 212-215, 217, 297 R, 224 R, 204:287, 202, 640, 206, 219, 230, 118:429

U.S. PATENT DOCUMENTS

References Cited

(35)

204/224 M, 224 R,

(58) Field of Search

C25D 5:52; C25B 9:00; C25B 11:00

C25D 17:00; C25D 5;34;

(51) Int Ci.7


Apr. 3, 1999 Appl. No.: 09/285,621

Filed:

9

The present invention provides a method and apparatus that places deposits a conductive material on a semiconductor substrate and then polishes the same substrate. This is be used for polishing the semiconductor substrate. The plating/depositing process can be performed using boat plating or electro obsering an extensival desposition and the publishing process can be performed using electropolishing or chemical mechanics; polishing, The present invention applying the conductive material to the semiconductor substrate and also intermittently polyhing the substrate when such conductive material is not being applied to the sub-strat. Furthermore, the present invention provides a method and apparatus that places'deposits end/or politices a conduc-tive material and improves the chemotyte mass vanish-properties on a substrate using a novel anothe assembly. achieved by providing multiple chambers in a single apparatus, where one chamber can be used for plating' depositing the conductive material and another chamber can further provides a method and epparetus for intermittently achieved by Z05.206 X Z05.222 X

50 Claims, 10 Drawing Sheets



× 6 7

O K A

Ŷ

7

47)0

USPAT USPAT USPAT USPAT

The present invention relates to a method and apparatus for electrodismical, the analysis or -augmented mechanical planatization, i.e., electrodismical, method and apparatus ("DMP"), which method and apparatus enjoy particular utility in the manufacture of semiconductor integrated circuit planarization (EMF) of a mounting a thin flat workpiece, e.g., a semiconductor will an undertate, on a carrier or polishing head, with the surface to be polished being exposed. The substrate surface is then urged spaints a wetted polishing surface, i.e., a rotating polishing pad, under controlled mechanical pressure, chemical, and addition. In addition, the carrier head may rotate to provide additional motion between the substrate and molishing pad surfaces. A polishing slurry containing a polishing gad averfaces. A 0. sub.3) or silice (8iO. sub.2) finely-dimensioned particles is used as the A method for performing alexacochemical meshbornes planarization (EMP) of a workpiece surface including a pattern of electrical conductors comprises supplying a chemical mechanical polishing (CMP)-type apparatus having an abresive or norrehrasive polishing ped with an oxidizer-free, alectrical meshasive or non-abresive fluid and applying a time-verying anodop potential to the workpiece surface for controllably dissolving the material, e.g., metal, of the electrical conductors while simultaneously applying an echanical polishing action to the surface. The method advantageously reduces or substantially eliminates underiable dishing characteristic of conventional or substantially eliminates undersirable dishing characteristic of conventional CMP planarization processing utilizing chemical exidizer agent(s). Apparatus Briefly, CMP processes utilized in semiconductor device manufacture involve Nethod and apparatus for <u>alextrochemisal-mechanical</u> planarization planerization Kind 0 6 6 6 6 Nethod and apparatus for alectrochemical machanical ت CC performing EMP are also disclosed. us 6379223 B1 LL L 6379223 enjoy particular utility in devices. Brief Summary Text - BSTX BSTX Ë 36 5.5 33 72 Abstract Text - ABTX DOCUMENT-IDENTIFIER: B1 BI us 6379223 B1 File Edit View Looks Window Help US 6413149 B1 us 6390890 B1 US 6375552 B1 TITLE - TI (1): us 6402592 us 6379230 Brief Summary US-PAT-NO: TITLE: for

ᲔᲬᲬᲔᲚ ଅଅଷ୍ଟ ୪୭୯*୯ ବ*୍ଷ୍ଟ ବ୍ୟବ**ଅ**ଅଷ୍ଟ ଅ**ଅ**


C. Nu, et al., Appl. Phys. Let, "Dishing effects in a chemical mechanical polishing planarization process for advanced tranch isolation", Sep. 14, 1992, pp. 1344-1346. mechanical polishing (CMP) type apparatus having an abra-sive or nan-abrasive polishing pad with an oxidizer-free, electrolytically conductive, tharstwo on men-brasive their ead opplying a line-varying anotic postential in the vorri-piece surface for controllably dissolving the material, e.g., applying mechanical polishing zetion to the surface. The method advantageously reduces or substantially eliminases watefinible dishing characteristic of conventional CAP pla-Apr. 30, 2002 U.S. Fatent Application Serial No. 09:450,656, filed on Nov. 29, 1999, 30 pages. narization (EMP) of a workpiece surface including a partern of electrical conductors comprises supplying a chemical-Eurocean Search Report from EP 00 31 0358, Dated Oct. 10, A method for performing electrochemical-mechanical plametal, of the electrical concectors while simultaneously narization processing utilizing chemical oxidizer agent(s). Apparetus for performing EMP are also dischesed. US 6,379,223 B1 Prinary Examinar—Timothy V. Eisy Assistan Examinar—Dung Van Nguyen (74) Antanoy. Agent, or Firm—Moset, Patterson POREIGN PATENT DOCUMENTS OTHER PUBLICATIONS 4,1978 6,1999 10,1999 1,2000 10,2000 ABSTRACT (10) Patent No.: (45) Date of Patent: 09/569,863 Gandikote, et al. 53-037543 We 99:26758 WO 99:54527 WO 03:29443 WO 03:59682 09:289,074 Dordi, et al. 09:245,780 Dordi, et al. Sherican ĝ E 2 2 2 2 2 8248 1/90 451/41, 451/257 451/41, 63, 267, 451/258, 289, 397, 388 Subject to any disclaimer, the term of this parent is extended or adjusted under 25 U.S.C. 154(h) by 0 days. 438/5 inventors: Lithong Sun, Sumayvale; Stan D. Tsel; Fred C. Redeker, both of Fremon, all Applied Materials, Inc., Santa Cizre, CA (US) METHOD AND APPARATUS FOR ELECTROCHEMICAL-MECHANICAL United States Patent U.S. PATENT DOCUMENTS Zuberove et al. Ishimuza et al. Cediro et el. Chiskolm et al. Adens et al. O'Neill, et al. Bernhardt, et al Munarks et al. Broom, et al. Sing, et al. Katsumoto el Vaver, of El. Cheb. et al. Nec. et el. References Cited Nov. 29, 1999 at CA (US) Appl. No.: 09/450,937 6.1954 5,1992 6.1936 6.1997 EV1994 10/1993 PLANARIZATION Field of Search 446686 A 446886 A 446886 A 44688 A 4488 A 44 Sun et al. Assignee: ELC. Notice: Fileci (22) 6 € ₹ (} 6 3 (22) 3338 (95) USPATE

46

4 Claims, 5 Drawing Sheets

(List continued on next page.)

and the contraction of the contr



abreadive meterial. Additionally, the polishing flutry contains a number of chemicals, including pH adjusting and stabilizing agents, as well as chemical oxidizing agents for chemically removaing (i.e., eccling) various components of the surface being planarized. The combination of mechanical and chemical removal of surface mererial during the polishing process results in superior planarization of the polished surface, vis-e-vis other planarization.

图 FAST Browser - LR: [104] 6 and 7 [115 6368190 81 [Tag. S | Druc. 217104 [SDRTED] | Fromat·KWID

inventon: William G. Easter, John A. Maze, III; Frank Mkell, 2ii of Orlanch, FL (US) ELECTROCHEMICAL MECHANICAL PLANARIZATION APPARATUS AND METHOD U.S. PATENT DOCUMENTS 5,575,706 A * 11,1996 Taniet al. ... 5,597,442 A * 11997 Chan et al. .. 5,624,300 A * 4,1997 Kiahif et al. . Appl. No.: 09/491,836 Int. Cl.? U.S. Cl. Field of Search Assignee: å Notice FileG (3) 3 ε Ŧ 8 6 38.88 (39) USPAT USPAT Sour USPAT USPAT USPAT USPAT USPAT An apparatus for the electrochemical mechanical planarization of semiconductor masses includes a rotatable platen and a polishing pad disposed on the platen. The polishing pad has top and hottom surfaces.

Is disposed proximate to the platen for pressing a semiconductor masses carrier before the platen. At least one carrier electrode is disposed on the carrier and is semiconductor masses to carrier electrode is disposed on the carrier and is semiconductor masses. A platen because the platen alocated to also trically connect an electrically connects an electrode to platen electrode is operatively connected to the platen. The platen electrode the potential source and to the electrode on the masses assistantially connects an electrode on the masses carrier to complete the masses and to the electrode on the masses carrier to complete the chromateness of the platen electrode is substantially circuits. The platen electrode is substantially devoid of portions under the bottom surface quality semiconductor walter. A semiconductor walter typically includes a substruct, such as a silicon or gallium ersende walter, on which a plurality of transistors are chemically and physically or connected into a substruct by patterning regions in the substrate and layers on the substrate. The transistors are interconnected through the use of well known multilavel interconnects to form functional circuits. Typical multilavel interconnects of stacked thin films, with the interconnect layers consisting of one or more of the following: titenium (Ti), titenium natrice (TiN), tantalum (Te), aluminum-copper (Al-Cu), aluminum-silicon (Al-Ci), This invention relates generally to the field of semiconductor water fabrication, and more particularly to the field of <u>about the instance mechanical</u> planatization (ECMP) of thin films used in semiconductor water fabrication. mechanical planarization apparatus and Kind Codes production of integrated circuits begins with the creation of high mechanical planatization apparatus and method C ш шш Ü C ш :14 Σ DE DE DE DE DE __ ت L ت Electrochemics 1 **B**1 us 636E190 LL 6368190 Brief Summary Text - BSTX (7): Brief Summary Text - BSTX (9): Pages : (T) 15 18 Document 1D ∇ polishing pad. Abstract Text - ABTX DOCUMENT-IDENTIFIER: Electrochemics: US 6375545 B1 B Look Window Lieb US 6379223 B1 US 6375552 B1 US 6372111 B1 BI B1 TITLE - TI (1): us 6368969 us 6361413 us 6368190 US-PAT-NO: the TITLE: Ele Ede View 17 * **⊕** ⊆ **⊕** ፭ **⊕** 🕸 O 👪 🔊 ୍ରବ୍ଦପ୍ରାୟ **ଏଏ ଦେ**ଥା ବୃହା **8** 8 3 **ያ**ተቸ **4** 1 Ø 予 er ekerê

(45) Date of Patent: (10) Patent No.: (12) United States Patent Easter et al.

× 9 ×

US 6,368,190 B1 Apr. 9, 2002 451/287 X 5,647,772 A * 71997 Samoda et 2. 5,827,114 A * 1,01998 Yam et 2. 5,911,A19 A 6,1999 Uzob et el.

· cited by examiner

Primary Examiner—Joseph I. Hail, III Assistant Examiner—Authory Offici

ABSTRACT 33

Subject to any disclaimer, the term of this parent is extended or adjusted under 35 U.S.C. 134(b) by 0 days.


Jan. 26, 2000

Agere Systems Guardian Corp., Orlando, FL (US)

proximate to the platua for pressing a semiconductor water against the platen. At least one carrier electrode is disposed on the carrier and is adapted in electrically connect an disposed on the polishing pad to the potential source and to the electrode on the wafer carrier to complete the electrolytic circuit. The platen electrode has a substimially circular a polishing pad disposed on the platen. The polishing pad has tep and bottom surfaces. A water carrier is disposed platen electrode is operatively connected to the platen. The platen electrode electrically connects an electrolytic solution An apparatus for the electrochemical mechanical pianarizachetrically conducting surface of the semiconductor water circumference for discharging electrons into the electroly solution. The platen electrode is substantially devoid portions under the bottom surface of the politing part to an electrolytic circuit including a patential source. tion of semiconductor wafers includes a rotatable 8248 1:00 451/41; 451/36; 451/287 451/41, 257, 36; 75, 451/41, 257, 258 451,36 X 451,287 X 451,287 X

12 Claims, 2 Drawing Sheets

References Cited



Name of the least of the least

7

<u>بر</u>

¥

Brief Summary Text - BSTX (10)

turnysten (W)

fair.

(CE)

coppier

数EAST Browser - LB: [104] 6 and 7 [115 6242343 B1 | Teg. S | Doc. 43/104 [SORTED] | Framel : KWIE

USPAT. USPAT USPAT USPAT USPAT USPAT Kind יווְם Ш D D D. D D Σ ت UULLU 32 7 9 9 6276997 B1 US 6267644 B1 us 6264536 B1 us 6258231 B1 US 6242343 B1 US 6270395 B1 US 6234877 B1 SS.

US-PAT-NO:

US 6242343 B1 DOCUMENT-IDENTIFIER: Process for fabricating semiconductor davice and TITLE:

apparatus for fabricating semicanductor device

Abstract Text - ABTX (1):

comprising steps of: forming a first wiring or electrode on a substrate; forming in insulating film which covers the first wiring or electrode; forming a contact hole to the first wiring or electrode; forming forming a wiring for contacting the first wiring or electrode; forming forming a wiring for contacting the first wiring or electrode inside the contact who is and emoving the proteuded portion of the contact wiring and flattening the insulating film at the same time in an alectrode wiring as the mean of chemical mechanical polishing using the contact wiring as the anode. Also claimed is an apparatus for palishing the surface of a samiconductor device during its fattacting in means for supplying electric current to the chemicomechanical polishing; and means for supplying electric current to the having a multilayer wiring, for fabricating a semiconductor device of the semiconductor device electrode

ତ ଅଧେ ୪ ₹ ↑ ୯ ଏଥା ହ**ା ୍ବର୍ଷ୍ୟ ଏହି ହେଉଛି । ଅଟେ ଅଟେ ଅଟେ ଅଟ**ା

Brief Summary Text - BSTX (15):

electride; forming a contact hole to the first wiring or electrode through the insulating film; forming a wiring for contacting the first wairing or electrode inside the contact hole; and removing the prictuded portion of the contact witing and flattening the insulating film at the same time in an electrody solution by means of chemical mechanical polishing using the contact witing as characterized by comprising the steps of: forming a first whing or electrode on a substrate; forming an insulating film which covers the first whing or for fabricating a semiconductor device having a multilayer wiring structure, According to an aspect of the present invention, there is provided a the anode.

Brief summary Text - BSTX (16):

fabrication, characterized by comprising performing airciteistic polishing using the electrode of the semiconductor device as the anode while performing chemical mechanical polishing at the same time. According to another aspect of the present invention, there is provided a process for polishing the surface of a semiconductor device during its

Brief Summary Text - BSTX (19):

63 &

According to the present invention disclosed in the specification, an minetralived solution having an electric resistance in a range of from 10.sup.-3 to 10.sup.10 (.GMEGA.multidot.cm).sup.-1 is used.

Description Text - DETX (19: Detailed

•

United States Patent Yamazaki et al 3

(10) Patent No.: (45) Date of Patent:

*Jun. 5, 2001

US 6,242,343 B1

U.S. PATENT DOCUMENTS References Citad (99)

FOREIGN PATENT DOCUMENTS

cited by examiner

This parent issued on a continued pros-ecution application field under 37 CFR 1.53(d), and is subject to the twenty year parent term provisions of 35 U.S.C.

154(a)(2).

Semiconductor Ecergy Laboratory

Assignee:

Notice:

€

Co., Ltd., Kentgawa-Ken (JP)

inventors: Shunpel Yamazaki, Tokyo; Satoshi Teramoto, Kanagawa, both of (FP)

Ê 6

PROCESS FOR FABRICATING SEMICONDUCTOR DEVICE AND APPARATUS FOR FABRICATING

£

SEMICONDUCTOR DEVICE

7-130548 S.1992 (TP)

Primary Examiner—Cuidad Everturi (74) Attorney, Agent, or Firn—Fish & Richardson ABSTRACT 63

A process for fabricating a semiconductor device having a multilayer withing, comprising steps of forming a first wiring or electrode on a substrate, forming an installating film Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

which covers the first writing or electrode; forming a contact base to the first writing or electrode through the insulating flam; forming a writing for contacting the first writing or electrode; inside the contact sole, and memoring the pro-ructed position of the contact writing and flattenings the witing as the anode. Also claimed is an apparatus for polishing the surface of a semiconductor device during its Abricating the device, comprising; means for performing chemicomochecies; polishing; and means for supplying electric current to the electrod of the semiconductor device. insulating film at the same time in an electrolytic solution by means of chemical mechanical polishing using the contact

8-(42149

Foreign Application Priority Data

6

Feb. 5, 2996 (S1) Int.CL. U.S. CL

Feb. 5, 1997

Filed

8 3

Appi. No.: 08/794,879


H01L, 21/4763

438/633; 438/691; 438/692; 451/41

<u>(g</u>


3

29 Claims, 3 Drawing Sheets



USPAT USPAT USPAT USPAT USPAT USPAT typically "global planarity." Typically, the planarization process involves a rotating exity holder that holds a ware. A slurry is applied to a rotating table or platen which has a polishing pad thereon. The polishing pad is applied to the planarization. In some planarization processes, the ware holder may not rotate, the table or platen may not rotate and/or the platen may be moved in a linear motion as opposed to perform the process in different menners. In semiconductor MARIA processing, various surface treatment steps are camonly performed. For example, such surface treatment may include application of a coating on the MARIA surface or planarizing an exposed MARIA surface prior to subsequent processing stops. present invention relates to methods and systems for use in integrated circuit fabrication. More particularly, the present invention relates to the use of electrocapillarity in the treatment of harm surfaces, e.g., planarization, coating, etc. Kind Codes $\mathbb{W}_{A,B,\mathcal{M}}$ surface treatment methods and systems using electrocapillarity surface treatment methods and systems using electrocapillarity sometimes referred Planarization, such as chemical-mechanical planarization (CMP), is #FAST Browser - L8: (104) 6 and 7 LUS 6191040 BT (Tag. S | Doc. 49/104 (SDRTED) | Format : KWIC E С L D D DΣ 12. 12 achieve a planar surface over a water, ü Ľ L us 6191040 B1 Brief Summary Text - BSTX (4): 6191040 Brief Summary Text - BSTX (5): Brief Summary Text - BSTX (2): 19 1.5 7 90 ာ DOCUMENT-IDENTIFIER: us 6234877 B1 US 6234870 B1 US 6231427 B1 us 6217416 B1 US 62U4169 B1 US 6191040 BI Fee Edit View Took Mindow Help US 6171467 B1 KINIC : E performed to TITLE - TI US-PAT-NO: Sefer TITLE: ୟ∗ଣୋ ସ ଚର୍ଷ ପର ଧ୍ୟ ପ୍ରାୟା: <u>ଜ</u>ାବ 66888888888 67 68 69 ↑ 4 文 次 臨淄 () Ŧ

teament of the surface includes plannings a substitute assembly of the lipsuid may be a ceasing matural wise the treatment of the surface includes applying a conting material. an interface therebetween. An electrical potential difference is applied across the interface and the surface is treated as Steigerwald et al., "Electrochemical Chemical Potential Messurements during the Chemical-Mechanical Polishing of Copper Title Films," J. Electrochem. Soc. 142:2379-2385 (1995). 48 surface. A Equité is provided adjacent the surface resulting in the electrical potential difference is applied across the inter-face. The liquid may be a plenarization liquid when the Estrail et al., "Air Entrahment and Dynamic Coetzet Angles in Hydrocynamics of Liquid Ceating," Considius J. Chem. Engineer, 68:197-203 (1990). A surface meatment method for use in integrated circuit fabrication includes providing a substrate assembly having a US 6,191,040 B1 Rillaerts et al., "The Dynamic Connect Angie," Chem. Engi-Feb. 20, 2001 Ransch (74) Attorney, Agent, or Firm-Mueting, Gebüstet, P.A. 28 Claims, 4 Drawing Sheets OTHER PUBLICATIONS Primary Examiner-William Powell ABSTRACT Date of Patent: neer Sti., 35:863—867 (1980). (10) Patent No.: (45) Date of Pate cited by exeminer on the sarface. 5,637,185 \$1/124.8 \$1/131.1 434/109 438/693 Under 35 U.S.C. 154(b), the term of this parent shall be extended for 0 days. Confination of application No. 08.915;157; filed on Aug. 20, 1997, now Pat. No. 5,010,998. 216/35; 451/36; 451/285; 436/693; 438/697 Inventor: Thomas R. Glass, Maio City, ID (US) WAFER SURFACE TREATMENT METHODS AND SYSTEMS USING ELECTROCAPILLARITY Meron Technology, Inc., Boise, ID ob United States Patent Related U.S. Application Data U.S. PATENT DOCUMENTS 3,1986 Gill, 3t. et al. 3,1989 Gill, 3t. References Cited Dec. 17, 1999 Appl. No.: 09:453,484 Field of Search 436 gree. U.S. C. Int. Cl. Notice: 4,193,228 4,811,522 5,421,729 5,539,924 5,513,924 Filed Glass 8 Ξ 3 (25) 8 છ 63 () 8 (36)



•

In many circumstances, even after planarization has been performed, surface noruniformities of the wife.

ristinal locates of the process at the center of the wafer as opposed to the edge of the wafer and different rotational speeds of the rotating table at the center of the man at the rotating table's periphery, the rate of manval table at the different across the wafer, surface. For example, the removal rate attached to be of the wafer may be higher than at the center of the wafer. Further, for asmaple, the shurry may not be adequately transported to the entire contact are a between the wafer and the pad such that further rate of removal and the differences are created. Shurry tenaport to the center of the wafer may also also

- BSTX (6):

Brief Summary Text.

USPATE USPAT USPAT USPAT USPAT USPAT Kind С C o ic 数 EAST Brownser - LB: [104] 6 and 7 [115, 6113464 A | Tag; S | Drus; 547104 [50RTED] | Format : KWIC E E L D D ĺΣ lΣ ĺΣ D. E 7 1 L 38 10 9 17 œ, B1 Ele Edi View Tools Window Help US 6171467 B1 US 6149506 A us 6120354 A US 6120352 A US 6113464 A US 6110011 A us 6191040

6113464 US-PAT-NO:

*

US 6113464 DOCUMENT-IDENTIFIER: Method for mirror surface grinding and grinding wheel

therefore

TITLE:

Ŧ **4** 7 :: (T) Text - ABTX Abstract

Ø

An apparatus and a method for mirror surface grinding which enables high quality, stable EllO grinding, and a grinding wheel for alexanding dressing. The apparatus comprises a grinding wheel 3 having a contact surface 2 for contacting a workpiece 1, an electrode 4 facing the surface 2, nozzles 5 for supplying conductive fluid between the grinding wheel 3

Text - ABTX (2): Abstract

ଠାର୍ଠ ପପ ଖଣା ପ୍ରାୟ : 🚈 🐧 🛸 🐇

nductive water-soluble grinding fluid confactative grinding wheel. Next, a supplied between the grinding wheel and the electrode, and a pulse wave ltage is applied between the grinding wheel and the electrode, and a pulse wave inding wheel and the electrode to dress the inding wheel sizes. tor applying a The bond material, and the electrode 4, and a power source 6 and feeder 7 for applying a voltage between the grinding wheel and the electrode 4. The bond materia which is selected from among iron, ferrous metal, cobalt, nickel and combinations of two or more thereof, along with grains and sintering aid molded together and sintered to obtain the conductive grinding wheel. Ne conductive v is supplied voltage is grinding

Brief Summary Text - BSTX (2):

surface grainding and a grainding wheel for granding a mirror surface. Nore particularly, the present invention relates to an apparatus and a method for elementally dressing a conductive grainding wheel and for grainding a workplace to a mirror surface finish with the grainding wheel. The present invention also relates to a granding wheel exhibiting mechano-chemical action a method for mirror present invention relates to an apparatus and el actrolytha

Brief Summary Text - BSTX (4):

0 In the 1960's, Norton Company of the USA achieved <u>electricities</u> drassing of grinding wheels by reversing the potential between the grinding wheel and the workpiece in conventional <u>electricity with the standing of the standing of the standing standing of the standing feeting leaperted in Jepanese Petent Fublication No. 63-995 that stable</u> the above <u>missimplying</u> dressing methods use bronze metal bonded wheels, a direct current power supply, and a conventional gainaing fluid as an electrityte, they can be used only for cough grinding. A high quality finish guch es a mirror surface can not be obtained by such criming methods. cutting could be obtained by (1) applying a direct current between a bronze banded grinding wheel and an electrode, and (2) supplying a grinding fluid an electrolyte between the grinding wheel and the electrode. However, since anch

> **2** Ø

÷

[16] **United States Patent** Ohmori et al.

Patent Number: Ξ (45)

Sep. 5, 2000 Date of Patent:

6,113,464

OTHER PUBLICATIONS

Jepuese Paton Absuret Publication No. 02–23.2162, Jase Sp. 14, 1990. Ippenese Paton Absuret Publication No. 02–23.2163, date Sp. 14, 1990. lapanese Pareni Absiraci Publication No. 02–095574, date Apr. 6, 1990. apanese Patent Abstract Publication No. 1-188266, date

inventors: Hitoshi Ohmort; Katsuhiko Karikomi,

75

both of Tokyo, Japan

METHOD FOR MIRROR SURFACE GRUNDENG AND GRINDENG WHEEL THEREFORE

7.

Rikagaku Kenkyusho, Saitama-ken,

Assignee:

5

Japanese Peient Abstract Publication No. 04-25355, dete Jen. 23, 1992. Japanese Patent Abstract Publication No. 04-115867, date Apr. 16, 1992.

Japanese Peient Abstract Publication No. 54–64636, Jete May 7, 1979. lapanese Patent Absurct Publication No. 04-275874, date Oct. 1, 1992.

Continuation of application No. 05:350,615, Jan. 30, 1995, abundoned, which is a division of application No. 08:079, 379, Jun. 21, 1993, abundened

8

Related U.S. Application Data

Nov. 1, 1996 Appl. No.: 08/742,447

Filed:

a a

Foreign Application Priority Data

Sapa:

P. P.

Nat. 4, 1993

(List continued on next page.)

Primary Examiner—Timothy V. Eisy Attorney, Agent, or Firm—Griffin & Szipi, R.C.

153882

... B24B 1/00 451/41; 451/36

ABSTRACT [53]

451/541, 530; 205/652, 663

Field of Search

US. C. E. C.,

.

An apparatus and a method for mirror surface grading which canales high quality subth ELID grading, and a grinding where live electrolynic dressing. The apparatus com-pliance a granding wheel 3 having a contact surface 2 for sociating aid are moded ingether and siniered to obtain the conductive grinding wheel. Next, a conductive water soluble grinding fluid conteining an alkandamire and 2, norzies 5 for supplying conductive fluid between the geodelia wheel and the electrode 4, and a prever source 6 and feeder 7 for applying a voltage between the granding wheel and the electrode 4. The bond material, which is naions is supplied between the granding wheel and the electroce, and a puise wave voltage is applied between the grinding wheel and the electroce to dress the grinding wheel sciected from among iron, ferrous metal, cobalt, addiel and contacting a workpiece 1, an electrode 4 facing the surface combinations of two or more thereof, along with grains and

451,63 X 451,63 X

U.S. PATENT DOCUMENTS

References Cited

36

X 599/501 451.63 X

Orccitativ et al.

13:1960

Histomi et al. Kurometer Kuromeist

5:1986

3,904,161 4,084,660 4,236,988 4,448,656 4,112,859 4,586,473 4,586,473 4,586,473 4,586,473 4,586,473 4,587,710 5,1157,876 5,1157,876 5,1157,876

12:1590

Laurence et al.

\$71972 12/1972

13 Claims, 7 Drawing Sheets

slectrolytically during grinding


151.63

FOREIGN PATENT DOCUMENTS

1251637 11,1396 722863 3/1992

451/63 X

Concertez, Jr. et al.



Nethod of single step demescene process for deposition and global planarization 数EAST Browser - LR: (104) 5 and 7 | US 6090239 A | Teg; S | Dos;; 587104 (SORTED) | Formal ; KWIC C ÌΣ . [] ۳ L us 6090239 Pages ÷ 17 72 14 17 6 Abstract Text - ABTX DOCUMENT-IDENTIFIER: Tools Mendow Help US 6110011 A US 6120352 A U3 6113464 A us 6102777 A US 6095899 A US 6090239 A NS 6080050 A US-PAT-NO: TITLE: Etc. Edd. View 53 54

epparatus includes: (i) a polishing pad 104 providing a surface against which a surface of an integrated circuit substrate 116 is polished; (ii) an anode 103 on which the polishing pad is secured, the snode including an electricipsable conductive material; and (iii) a volume source 106 electrically connecting the anode to the inregrated circuit substrate in such a way that when a voltage is applied from the voltage source in the presence of slurry 114 admixed with an electrolyte composition on the polishing pad, an charten in the conductive material deposits on the surface of the integrated circuit substrate. A process of depositing a conductive material on and polishing a surface of an integrated circuit substrate simultaneously is also described. A modified chemical-mechanical polishing apparatus is described.

Brief Summary Text - BSTX (6):

ଝମାରା ଚ୍ଚ୍ଚ୍ଚର ପଥା ଧ୍ର ଟେନ୍ଦ୍ର ହେବ ବ

Next, a metallization layer 20 is blanket deposited on partially the fabricated IC substrate surface, as shown in FIG. 1B, filling trench 16 and via hole 18 of FIG. 1B A to form a metal line 16 and a via plug 1B " respectively. The IC substrate surface then undergoes chemical-mechanical polishing (CMP) to remove the excess metallization layer 20 deposited above dielectric layer 19 the rotating or is in orbital state. A slurry containing a chemical that chemically interacts with the facing substrate layer and an abrasive that physically removes that layer is flowed between the substrate surface and the and above metal line 16'. CMP typically involves mounting an IC substrate, e.g., a semiconductor weight, faced down on a substrate holder and rotating substrate surface against a polishing pad mounted on a platen, which is in t pad or on the pad near the substrate surface. polishing

Brief Summary Text - BSTX (11):

999♡

chemical-mechanical polishing appearus. The apparatus includes: (i) a polishing perfor providing a surface of an integrated circuit substrate is polished during polishing (ii) an ancide on which polishing pad is secured, the anode including an electrolyzable conductive merefal, and (iii) a voltage source including a first electrical connection and a second electrical connection of the anode and the second electrical connection being connected to the anode and the second electrical connection being configured for connection to the integrated circuit substrate undergoing polishing such that when a voltage is applied from the voltage source in the presence of slutty admixed with an electrolyte composition on the polishing pad, an thansattaning pad, and the the conductive material deposits on the achieve the foregoing, the present invention provides a modified the integrated circuit substrate. surface of

16 United States Patent Liu et al.

- nos

Kind Codes

Jul. 18, 2000 6,090,239

Patent Number:

Ξ [45]

Date of Patent:

METHOD OF SINGLE STEP DAMASCENE PROCESS FOR DEPOSITION AND GLOBAL PLANARIZATION 54

USPAT-

USPAT

USPATE

C 8

D

O 55 59

USPAT

olo la la la

ĺΣ lΣ

USPAT

iaventots: Yauh-Ching Liu, Sunnyvale; Dung-Ching Perng. San Jose, both of 15

Ë

Appl. No.: 09/365,440 E

Related U.S. Application Data

chemical-mechanical polishing apparatus is

Pathbom A

Attorney, Agent, or Firm—Beyer & Wesver, LLP

ABSTRACT

57

Assistant Evaminer—Donald L. Champagne Primary Examiner-Benjamin L. Utech

described. The apparatus includes: (i) a polishing pad 104 providing a surface against which a surface of an integrated circuit substrate 116 is polished; (ii) an anode 103 on which the polishing pad is secured, the anode including an elecmiyzable conductive material; and (iii) a voltage source 106

(51) (51) (52)

..... 156/345; 451/67; 451/73; 451/287; 451/290 ES C.

451,287, 290, 461, 73, 204,227 Field of Search 8

References Cited

55

U.S. PATENT DOCUMENTS

438.662 451/41 9.1998 Chen 9.1998 Uzob et el. 5,713,387 5,807,165 5,811,619 Morand et al., "Copper languation in Self Aligned Dual Damascene Architecture", 1997. Symposium on VLSI Tech-uology Digest of Technical Papers, pp. 31–22.

1997, Symposium on VLSI Technology Digest of Technical Isochiya et al., "Ultra-Low Resistance Direct Contact Cu Vla Technology Using in-Siru Chemical Vapor Chearing",

Papers, pp. 59-60.

Assignee: LSI Logic Corporation, Milpitas, Calif.

Aug. 2, 1999 Fileci

ä

C13F 1/02 Division of application No. 09:027,207, Feb. 20, 1996. Int. Ct.

OTHER PUBLICATIONS


8 Claims, 4 Drawing Sheets

deposits on the surface of the integrated elecuit substrate. A growns of depositing a conductive material on and polishing a surface of an imagnated elecuit substrate simultaneously is

bodings described

electrolytic cell results in which the conductive material

electrically connecting the anode to the integrated circuit substrate in such a way that when a voltage is applied from the voluge source in the presence of slurry 114 admixed with an electrolyte composition on the polishing pad, an



数|EAST Blowser - LB: (104) 6 and 7 | US \$066030 A | Tag; S | Dos; \$07104 (S0RTED) | Furmat: KWID

× 160

6,066,030 May 23, 2000

Patent Number: Date of Patent:

Ξ £5.

2		
	Document ID V Pages	United States Patent ag
	ע פוונס אין די היה היה היה היה בי היה ביה ביה ביה ביה	
	13 6102777 A 72 T.T.T.T.T.T.T.T.T.T.T.T.T.T.T.T.T.T.T.	
	ns 6095899 A 14 「「「「「」」 F F F F F F F F F F F F F F F F	
		[54] ELECTROETCH AND CHEMICAL
	85 US 6080050 A 17 T T T T T US WATER	MECHANICAL POLISHING EQUIPMENT
0		[75] laventon: Cyprian B. Uzoh, Hopewell Junction,
n X già	1	×
,53		[73] Assignee: International Business Machines
*		Curporatum, Amoust, N. I.
Ŧ	U9-PAT-NO: 6066030	[21] Appl. No.: 89;252,691
1	DOCUMENT-IDENTIFIER: US 6066030 A	[22] Filed: Mar. 4, 1999
Î	TITLE: Electroetch and chemical mechanical polishing equipment	[51] Int. Cl
ኞ 1	KMIC	
C ×		[55] References Ciled
ገ ረ	Brief Summary Text - BSTX (6):	U.S. PATENT DOCUMENTS
9	Comparatively high cost associated with demascene chip wiring methods and	3/1964
P	the apparatus utilized in such methods is typically due mostly to lawer	4,466,218 E11984 Ottman et al 4,27,358 711988 Day
Ø	throughput. Throughput associated with such methods can range from about 3	3861/01
ď	water, per hour for thinner metal lines. Typically, for full damascene BEOL,	8,1988
ے	the limited throughput and chemical mechanical polishing typically require additional nolishing thoula and a subsequent increase in space for the	4,639,005 6,1989 Katsumoto et al 4,641,680 6,1989 Reffstein et al
2	fabrication line to result in a desired level of throughput.	6861.0
ı 4		3,1390
44	Detailed Description Text - DETX (16):	7.1990
Ø	Also, the cathode may be removable. Whether removable or not, the cathode	
¢	may be located about 2 to 3 mm from the walls of the polishing head. An easily statechable cathode may be fabricated from Stainless steel or titanium or other	
g	suitable materials. As seen in PIG. 2, the cathode may include inlets 5b and	
•	is for at least one etching or polishing solution. The cethode may also include channel 5d for outlet or discharge of the etching or electropolishing	č
æ	solution on the workpiece 3.	-
12		
	Detailed Description Text - DETX (26):	31.
×	Purther arranged adjacent to the polishing head may be at least one second	
44	Sensor 2/ to detect a polishing end point. For example, the end point detector call be an alemnical managed, sensor calibrated to detect the transition of one	
@ 6	type of material to another. For example, the at least one sensor could include a pH sensor. Such a sensor could detect changing conditions as a	c
9	change occurs from one chemical reaction to another.	Ż

물| 중 5 4 경험성부분자원생 제 An apparatus for temoring meterial from a substrate including a single patients comparing elements for performing electrocaching and chemical mechanical, colishing. A polishing head engages a surface of the substrate to polish the wisherts. A calcide for electrocaching menesal from the fibrants. A substrate support supports a substrate to be treated. At least one alurry introduction port introducts polishing surry between the polishing head and the sub-strate. A power supply supplies power to the anode and the cathode. ... 156/345 156.636.1 Sande Vinde FOREIGN PATENT DOCUMENTS 47 Claims, 2 Drawing Sheets 254 343 Bi 11/1996 European Per Oct. Tutte . Keants et al. . Akagawa et al. . Miller et al. . Kuromeku Shimomura et el. Agent, or Firm-Pellock, Nakayama et al. Uzek . Primary Examiner—Rodney A. Butter ABSTRACT Proper et el. 12156 65921 121592 121592 121593 12159 دي 7 4,983,036 5,020,033 5,026,034 5,037,024 5,038,633 5,177,968 5,194,126 5,194,126 5,137,376 5,137, Attorney; Americk [53] 2 8 25 33 Cyprian E. Uzoh, Ropewell Junction, v.Y. pre-mational Business Machines 33 Corporation, Armonk, N.Y. PATENT DOCUMENTS Katsumoto et al. . Heffstein et al. . References Clied Bari et al. . Ottman et al. . Core et al... Leach et al... Gill, Jr. et al... Besi et al. Kinakes dar. 4, 1999 197252,691

Ť

After alwayshing and/or CMP processes are initiated, toward a later part of the CMP process, sensor 25 may activate sensor 27. With both sensors activated, they may both work in a collaborative manner. For example, in the paliching of copper tilms with a tentalin berrier layer in a damagene type

Detailed Description Text - DETX (20):

3 4 凸

Typically, sensor 25 and 27 operate in a collaborative manner. For instance, sensor 25 may initially quickly measure the thickness and profile of material such as metal deposited on the workpiece. From this information, the sensor may select the optimum recipe of Singuistics and/or CMP processes required.

Detailed Description Text - DETX (27):

never secreted or crossed in 205 Solaly alectropolishing

× 19 ~

US 6,402,592 B1 Jun. 11, 2002

(45) Date of Patent:

(10) Patent No.:

2503 (1994). 3 € 3 (ક (26) USPAT USPAT USPAT USPAT USPAT Methods for electrochemically polishing copper films on semiconductor substrates use an alkaline solution with a pH in the range of about 8.0 to 10.5. A constant current density of from \$5 to 100 amperes per square foot is applied to an alkediscal call formed by an electrode, the alkaline solution and the copper film. Copper is removed at a rate of from \$50 to 10.000 ampstroms per minute. The end point for the alectropolishing is descered by a sudden change in applied voltage. The alkaline polishing solution may also contain copper ions so that when the current direction is reversed, copper is deposited onto the copper film. Furthermore, this copper deposition will occur selectively on the exposed copper surface. Hence, the method can compensate for dishing and erosion by re-depositing copper in regions after too much copper was and erosion. methods for polishing copper films on Kind Codes This invention relates to the field of alsotrochamical deposition and removal of copper, and, more particularly, to alsotrochamically, polishing methods for polishing copper films on semiconductor 数EAST Browser - LB: [104] 6 and 7 [115 5402582 BT [Lag. S] Dur: 13/104 (SORTED) | Format · KWII o le le le le Ш C L 0 0 ĺΣ ت∷ت Electrochemics, methods semiconductor substrates ت L L US 6402592 B1 7 T Ü Brief Summary Text - BSTX (3): Brief Summary Text - BSTX (5): 6402592 removed from those regions. Abstract Text - ABTX (1): 36 57 딝 96: Document ID ablaDOCUMENT-IDENTIFIER: Slactrochem cal US 6447371 B2 US 6435948 B1 10 US 6435947 B2 us 6428388 B1 us 6413149 B1 us 6402592 B1 us 6390890 B1 - TI (1): copper films US-PAT-NO: TITLE: TITLE ď ତ୍ତ୍ରପ୍ର ସେଶ ପ୍ରାୟ ହେବ O & # **4** 40 න ~~~**6688** 4

(12) United States Patent Zhu et al. S. Loparin, et al., "Crantzerization of Electrodiscolving Copper in Apresson Series for Sub-Journe Micron Interconnect Formation in Low & Marchisff" Extraded Abstract No. 741, 190" Meeting of Electrochemical Soc.,

ELECTROCHEMICAL METHODS FOR POLISHING COPPER FILMS ON SEMICONDUCTOR SUBSTRATES £

E. Zieliuski, et al., "Damuscene imegration of Copper and Ultra-Low-k Xerogel for High Performence Interconnecta." R. Powell, et al., "Raising the IC Speed Limit by the Use of Copper Interconnects, (2000).

W. Dresber, "Specifing—up Your Computer in the 21" Century Using Copper ICs" (2009).

P. Singer, "Tautalum, Copper and Damasemen: The Finus of Interconnects" Semiconductor International (Jun. 1998). A. Weife, "Copper upends the Semiconducto: Design Landsscape" EE Times.com (May 1998).

cited by examiner


B24B 1/60

(74) Anomey, Agent, or Firm—Contolly Bove Lodge & Hut ILP Primary Examiner—Asseph J. Hail, III Assistant Examiner—Willie Berry, Jr.

ABSTRACT

in the range of about 8.0 to 10.5. A constant current density of from 5 as 100 anguers per square froit spirit of to an electrochemical collinand by an electroch, the aliation solution and the copper film. Copper is removed at a rate of from 500 to 10,000 angatoms per minute. The end point for the denomposition is descreted by a sudden change in applied voltage. The aliating polithing solution may also contain copper ions so that when the cameral direction is Methods for electrochemically polishing coppe: films on semiconductor substrates use an election solution with a pH reveised, Sopper is deposited onto the copper film. Furtiermore, this copper deposition will occur selectively on the exposed burier on the exposed burier. layer surface. Hence, the method can compensate for disting and erestion by re-depositing copper in regions after too much copper was removed from those regions

39 Claims, 6 Drawing Sheets



lavezters: Mei Zha, San Jose; Igar Ivanov, Measanor; Chiu H. Thug, Sanoga, 22 of CA (US)

(1661)

Assignee: Stong Cutok Systems, Inc., San Jose, CA (US)

Notice

Subject to any disclaimer, the term of this parent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Jan. 17, 2001 Appl. No.: 09,761,327 Filed: Ê

451/36; 451/41; 451/907; 451/908 Int. Ct. U.S. CI. (F) (F)

451/36, 41, 305, 45, 305, 451/307, 908, 909 (58) Field of Search

U.S. PATENT DOCUMENTS References Cited

\$597,712 A 12/1998 Carpio 5.997,712 A 12/1999 Ting et al 6.017,437 A 1/2000 Ting et al. 6,153,043 A 11/2000 Efficient et al.

OTHER PUBLICATIONS

M. Bohr, "Interconnect Scaling—The Real Limiter to High Performance ULSD." IEDM Technol Digger, p. 221 (1995). P. Pit and C. Pug, "Copper as the Fource Interconnection Material," Proceedings of VMIC Conference (Jun. 12–13.

S. Wohkitesan, et al., "High Performance 1.89, 0.20 am CMOS Technology with Copper Metallization," *IDEN Technology* pp. 31.21–31.34.

R. Contolicit, et al., "Electrochemial Plantization for Muitievel Metallization," *J. Electrochemia* Plantization for Muitievel Metallization," *J. Electrochem Soc.*, V. 141, No. 3, p. 1989.) pp. 258-264

Brief Summery Text - BSTX (6):

es ø

In the manufacture of devices on semiconductor substrates, such as semiconductor malegia, multiple levels of conductive layers are applied to the substrate. In order to fahrioute features, circuits, vias and devices on the substrate, various techniques are used to deposit and etch materials on the substrate. Deposition techniques include processes such as physical vapor

deposition (PVD), chemical vapor deposition (CVD), and immersion of the substrare into an electrolyte solution. This last technique may be used for either electroless deposition or electroplating.

Similarly, a number of techniques are known for removing a material from a material from a material and the section of (RIE), places etching, chemical mechanical policing (CME), and immersion of

•

[EAST Browser - LR: [104] 6 and 7 [115 6402592 B1 [Lag. S | Dius. 13/104 (SORTED) | Format DOCUMENT-IDENTIFIER: Fe Edi View Iods Window Help US 6435948 B1 us 6428388 B1 us 6447371 B2 US 6413149 B1 us 6390890 BI US 6435947 302 6402592 US-PAT-NO: TITLE: 11 0 **4** 1 Ø ್ರಾತ್ರವಾದ ನಿವಿಸಿರುವ ಭಾರತ ಮಾಡಾಡಾಡಾ Ŧ

: E Abstract Text - ABTX

solution may also containing an appraisance that when the current direction is reversed, copper is deposited onto the copper film. Furthermore, this copper deposition will cocur selectively on the exposed copper surface but on to the exposed harriar layer surface. Hence, the method can compensate for dishing and erosion by re-depositing copper in regions after too much copper was Methods for sisctrechrmically polishing copper films on semiconductor substrates use an alkaline solution with a pH in the range of about 8.0 to applied to an alkaline solution for 10.5 to 100 amperes per square foot is applied to an alkaline solution and the copper film. Copper is removed at a rate of from 500 to 10,000 angestoms per minute. The end point for the alkaline selution and the copper if the copper is removed at a rate of from 500 to 10,000 angestoms per minute. The end point for the alkaline polishing is detected by a sudden change in applied voltage. The alkaline polishing removed from those regions.

TITLE - TI (1):

methods for polishing copper films on semiconductor Slectrochemical substrates

Brief Summary Text - BSTX (3):

This invention relates to the field of alathochemical deposition and removal of copper, and, more particularly, to alathochemically, polishing copper films

Brief Summary Text - BSTX (5):

was.

4949

In the manufacture of devices on semiconductor substrates, such as semiconductor maisses, multiple levels of conductive layers are applied to the substrate. In order to fabricate features, circuits, vias and devices on the substrate, various techniques are used to deposit and etch materials on the substrate. Deposition techniques include processes such as physical vapor deposition (PVD), chemical vapor deposition (CVD), and immersion of the substrate into an electrolyte solution. This last technique may be used for either electroless deposition or electroplating.

Brief Summary Text - BSTX (6):

Similarly, a number of rechniques are known for removing a material from a MATS. These techniques include wet chemical etching, reactive ion etching (ALE), plasma etching, chemical mechanical policiting (CME), and immersion of

÷

US 6,402,592 BJ

in form and detail will be within the skill of persons skilled in the srt. Therefore, the invention must be measured by the claims and not by the description of the examples or the preferred embediments.

USPAT USPAT USPAT USPAT USPAT

С ت

Ш Σ

Ľ

Ľ C

LL

B1

90. 7

36

57

B2

Kind Codes

Σ ĺΣ D D

Ü

I. A method for polishing a copper film on a semicon-ductor substrate, comprising the steps of:

(1) immersing the semiconductor substrete baving a unp-per film applied onto at feast a portion of a surface thereon into an alkaline solution;

solution that together with the copper film and alkaline solution forms an electrochemical cell; and (2) providing a cathode in contact with the alkaline

(3) applying a current to the electrochemical cell so that a portion of the copper film is removed

2. The method of claim 1, wherein the aftaiine solution 3. The method of claim 1, firther compaising, applying a dielectric material to the semiconductor substrate prior to contains copper ions as a source of copper for electroplaing.

methods for polishing copper films on

Electrochemics, method: semiconductor substrates

US 6402592

6402592

4. The method of ciaim 3, wherein the districtio material applying a copper film thereon.

has a low permitivity (K).

5. The method of cleim 3, wherein the dielectric material is selected from the group consisting of: silica, SiO₂, F-doped silicate glass, Orlear doped silicate glasses, polyarylethers, polyimides, polyretzfluoro-

is selected from the group constitues of rerogels, serrigels, 29. The method of claim 28, wherein the temperature of porous silvine, porous carbon polymers, porous is the alkaline solution is meintained in the range of room polystylethers, and porous polysterialtworcethylene. ethylene and carbon polymers.

6. The method of claim 3, wherein the dielectric material

The method of claim I, wherein the current is applied at a density of from 5 to 100 ampetes per square foot.
 The method of chaim I, wherein the current density is from 5 to 30 ampetes per square from.
 The method of claim I, wherein the current applied to

the electrodernical ceil is constant.

10. The method of claim 1, wherein a constant voltage is

off the voltage after a decrease in current is detected.

12. The method of claim I, wherein the alketime solution

13. The method of chaim 12, wherein the temperature of the alkaline solution is maintained in the tange of from room is maintained at a temperature at or above 70° E.

temperature to 150° F.

14. The method of claim 1, wherein the alkatine solution has a pH above 7.

15. The method of claim 14, wherein the alkaline solution

ass a pH in the range of 8.0 to 10.5.

16. The method of claim 1, wherein the alkatine solution group consisting of capper salts, copper sulfate, copper pyrophosphates, afkall metal pyrophosphates, including is formed from a mixture of materials selected from the sodium pyrophosphate, ammonium pyrophosphate, onhophosphate, sodium hydroxide, pousseium hydroxide,

17. The method of ciaim 1, wherein copper is removed at a rate in the range of from 500 to 10,000 angstrome per samonium hydroxide and ethylenediamine serrascetic acid.

at a rate is the range of 1000 to 5000 angatemes per existing.

19. The metabel of claim 1, further comprising abusing off the current after an increase in applied voluge is descreed. manuse.

18. The method of claim 17, wherein copper is removed 30. A method for alternatively selectively removing cop-r from and selectively depositing copper onto a copper per from and selectively represents comprising the steps of:

(1) immersing the semiconductor substante having a cop-per film applied to at least a portion of a surface thereon into an atkaline solution;

(2) providing an electrode in contact with the alkaline solution that together with the copper film and alkaline solution forms an electrochemical cell; (3) applying a current to the electrochemical cell is selectively remove a portion of the ocapter film; and

(4) optionally applying a reverse current to the electro-chemical cell to selectively deposit copper onto the

copper fim. 21. The method of claim 20, wherein steps (1) to (4) are appeared until a substantially plans surface is formed on the

compet firm.

22. The meshod of claim 20, wherein the current is applied at a density of from 5 to 100 amperes per square foot.

33. The meshod of claim 20, wherein the rewrise current is applied at a density of from 5 to 100 amperes per square fron. ٠.

24. The method of claim 20, wherein the current applied

2. The method of cisin 20, wherein are current applied to the electrochemical cell is constant.

2. The method of cisin 20, wherein a constant voluge is used in the electrochemical cell; is constant voluge.

2. The method of chain 30, wherein the revuse current applied is the electrochemical cell is southant.

2. The method of claim 20, wherein a constant voltage or is used to stabilish the revuse current.

2. The method of claim 20, wherein a constant voltage or is used to stabilish the revuse current.

2. The method of claim 20, wherein the likatine solution is used to stabilish the revuse current.

temperature to 150° F.

30. The method of claim 20, wherein the alkalize solution has a pH above 7.

31. The method of claim 30, wherein the alkaline solution is has a pH in the range of 8.5 to 10.5.

32. The method of claim 30, wherein the alkaline solution is the neighborhood of claim 30, wherein copper is removed at a rate in the range of from 500 to 10,000 angatoms per

used in the electrochemical cell.

33. The method of claim 34, wherean comprising shutting 42 at a naz le is the into of them 5,000 to 30,000 augstroms per

34. The method of claim 30, wherein expper is deposited

minute. 38. The method of ciefm 34, wherein copper is deposited at a rate in the range of from 500 to 10,000 angatroms per at a rate in the engy of from 1,000 to 5,000 attents per ¥

is formed from a mixture of materials selected from the group concessing of coppet selfs, coppet sulfice, coppet 36. The method of claim 30, wherein the alkaline solution pyrophospaste, aftali metal pyrophosphates, including ŝ

ertbophasephate, sochum hydroxide, potazsium hydroxide, ammonium bydroxide and ethylenedisminetetrascetic anid 37. The method of chaim 30, further comprising sineling. sodium nyrophosphate, ammonium pyrophosphate, off the current after an increase in applied woltage has been ¥ì


38. The method of claim 30, further comptising shuning off the reverse current after a change in applied voltage has deiected.

a reverse current to the electrochemical cell in selectively deposite copper one the copper like is cauticd out after the sate of applying a current call, the copper film does not have a gibescartally plants surface. 39. The method of claim 30, waszein the step of applying

× 6 -	X		3	Ī	1-11-11-11-1	en dia kanana dia dia dia dia dia kanana dia	7. T. E.		Î	E:	 <u> </u>	· · · · · · · · · · · · · · · · · · ·	<u> </u>	
1	<u>.</u> d	1	() Planes (7) Hindelse all is towns inticide				ė			F. L.			NN	
ı			19 19						C 2 3	L .				•
2000									ပ	Ľ				
							,		8	D.				
									C aldered	4				
									ļ,	1 Ka			111111111111111111111111111111111111111	
1			3,500						Inventor	anie				
			1						H	Dobkin, Daniel Mark				
	-		L				•			Dobk.			***************************************	
									Current XRef Retrieval C					
		1	The second secon				!		riev					
									f Ret					
									XRe				, ,	
								ĮĮ.	rrent	205/642;			mer varieties.	
													, , , , , , , , , , , , , , , , , , , ,	
	+		8					TEL TELL	Current OR	1 1				
30	-		Queue					adema (S	urrei	438/17				
5	-						,		٥	43				
5.00			Stores Lite Browse Des USPAT		-		į	A BRS term A 158R form	A	5 .				
			USPA		14 and 15			1		rizi rial				
100			DBs		다. 다			*	Title	Method of characterizing group III-V epitaxial				
	-				The Paul and production of the Paul and			y	ī	cha 			-	
										o po III d				
		. 1							L	Meth				
				(BB)					ages					
	ĺ			angst roms)	n				te P	12				
[]:ds				r an	φ S				Issue Date Pages	0617				
APE),			ŭ	rom c	S. gstro				Issi	19970617				
ANDS			į į	ngst	r an				A	1				
t Panel			85-01	10 - Or 10 - Or	-643) rom o				Document	3934				
[S] [EAST - [Default EAST Workspace [Flat Panel LANDSCAPE] wsp:1]		\$	79790	Tes d	13: (3) 11 and 12 14: (57) (205/642-643).CCLS. 15 L5: (50648) angetrom or angstroms 15 L6: (1) 14 and 15 15 Saved 15 Favorites 15 Tagged (0)				ŏ	US 5639343 A				
Morts ap	The Yew Edi Tools Window Deb	D 2 6 6 7 6 6 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	2	2 g	(205 (205 18) a				<u>.</u>	1 .			HT/M	
EAST	8	1 1 1 1	31	(1459	(3) 1 (57) (5084 (1) 1 (0)				1 PT	L			© Dectain Marrie	
Defau	10		afts ndin tive	17.	1.3: 1.4: 1.5: 1.6: 1.1ed ved vorif	eue ash			n	L				
EAST .	2	103/6	© O €	, 23	13: (3) 1 14: (57) 15: (5084) 16: (11) 17: (11) 18: (11) 19:	900 168							4	
<u>s</u>	ŀ	니	O O		والمراجع المراجع				ييا	[1		3 N 6	

See See See Construction or anger coast of management to live the late of the				X
Section Sect				
Tatho Some Astron Show Kitch Shired	emunici premiune	ie june Dea		d hit terms initially
A BBS bee A BB	alausanan arawa kadan Camadon wanan arawan marawan marawa wa wa ka	not 18		
	Issue Date Pages T1	Sherm A Salk hom	U	
	•			
				54

XIO. XIO.	or micrometers or micrometre or	A BAS See See A Sek tom Stanespo M road Marina.	rent OR Current XRef Retrieval C	
Reference For Workspace Plat Point Livius L	Contact Cont		U L PT P Document ID Issue Date Pages Title	(1) (1) (1) (1) (1) (1) (1) (1) (1) (1)



4 ###**##**

69 & Ø

49 49

% B 23 6

Ŷ ↓ ↑ 7 **4**

Ø

